Jérôme Quévremont

email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

🤩
Rockstar
Jérôme Quévremont is a RISC-V and open hardware project leader at Thales Research & Technology in the Greater Paris area, driving collaborative European R&D and standards activity. He holds co-chair and vice‑chair roles in OpenHW Foundation groups and participates in RISC‑V International, bridging industry standardization with hands‑on engineering. With more than 25 years of experience across SoC/ASIC architecture, telecommunications and cybersecurity, he previously led an SoC/ASIC development group and multiple system‑on‑chip projects. He contributes to the open-source RISC‑V ecosystem—notably improving documentation for the CORE‑V CVA6 Linux‑capable core by adding requirements, programmer guidance and virtual memory coverage—making complex microarchitecture topics more accessible to integrators. An MSEE from Télécom Bretagne / IMT Atlantique, he combines university lecturing and conference committee work with practical delivery of trusted computing and microelectronics solutions.
code5 years of coding experience
github-logo-circle

Github Skills (11)

cpu10
risc-v10
rs10
documentations10
documentation10
systemverilog-hdl9
asic4
ria4
fpga4
aria24
ane4

Programming languages (6)

SystemVerilogC++MakefileJavaScriptHTMLAssembly

Github contributions (5)

github-logo-circle
openhwgroup/cva6

Apr 2022 - Oct 2022

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Role in this project:
userTechnical Writer
Contributions:93 reviews, 2 commits, 45 PRs in 5 months
Contributions summary:Jérôme primarily contributed to the documentation of the CVA6 processor core. This included creating a requirement specification, a user's guide, and various interface specifications. The user also updated existing documentation, adding sections on virtual memory, the programmer's view, and bit manipulation, improving the overall usability and clarity of the documentation for developers and integrators. The contributions demonstrate a focus on documenting the core's features and functionalities for a broad audience.
cpurisc-vasicbootingariane
jquevremont/core-v-docs

Sep 2020 - Nov 2022

Documentation for the OpenHW Group's set of CORE-V RISC-V cores
Contributions:4 PRs, 34 pushes, 1 branch in 2 years 2 months
risc-vrisccores
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial