Bill Mcspadden

Formal Verification Engineer

Chanhassen, Minnesota, United States
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

🤩
Rockstar
🎓
Top School
Bill Mcspadden is a formal verification engineer in Chanhassen, Minnesota who brings over three decades of VLSI design and verification experience to modeling RISC‑V processors and their ratified extensions. He currently develops the formal RISC‑V processor model at RISC‑V International and has been an active contributor to the ecosystem—serving as vice‑chair of the Architectural Test SIG and working on instruction trace, fast interrupt, cache management, and virtual memory groups. His career includes principal verification roles at Seagate and Starkey, a verification consultancy focused on Verilog/SystemVerilog/OVM/UVM, and a long tenure at Intel on processors and chipsets. That mix of standards work, hands‑on RTL verification, and formal methods gives him a rare perspective on both silicon validation and ISA ecosystem interoperability. He’s skilled at turning nuanced ISA and microarchitectural behaviors into rigorous, auditable formal models that improve correctness across implementations.
code4 years of coding experience
job34 years of employment as a software developer
bookGraduate classes in mathematics and programming, Graduate classes in mathematics and programming at Oregon Graduate Institute of Science and Technology
bookBachelor’s Degree, Electrical Engineering, Bachelor’s Degree, Electrical Engineering at Texas A&M University
github-logo-circle

Github Skills (11)

riscv3210
risc-v10
risc10
v-model10
openembedded10
tla8
architecture6
formal-methods5
v-for3
vscode1
vscode-extension1

Programming languages (7)

CCoqStandard MLOCamlTeXHTMLPython

Github contributions (5)

github-logo-circle
Sail RISC-V model
Contributions:51 pushes, 12 branches in 2 years 2 months
risc-vriscv-modelsail
billmcspadden-riscv/sail

Feb 2022 - Aug 2023

Sail architecture definition language
Contributions:74 pushes, 1 branch in 1 year 5 months
architecturedefinitionsail
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial